Completion Detection In Asynchronous Circuits: Toward Solution Of Clock-Related Design Challenges

Springer
SKU:
9783031183966
|
ISBN13:
9783031183966
$97.68
(No reviews yet)
Condition:
New
Usually Ships in 24hrs
Current Stock:
Estimated Delivery by: | Fastest delivery by:
Adding to cart… The item has been added
Buy ebook
This book is intended for designers with experience in traditional (clocked) circuit design, seeking information about asynchronous circuit design, in order to determine if it would be advantageous to adopt asynchronous methodologies in their next design project. The author introduces a generic approach for implementing a deterministic completion detection scheme for asynchronous bundled data circuits that incorporates a data-dependent computational process, taking advantage of the average-case delay. The author validates the architecture using a barrel shifter, as shifting is the basic operation required by all the processors. The generic architecture proposed in this book for a deterministic completion detection scheme for bundled data circuits will facilitate researchers in considering the asynchronous design style for developing digital circuits.


  • | Author: Pallavi Srivastava
  • | Publisher: Springer
  • | Publication Date: Nov 10, 2022
  • | Number of Pages: 134 pages
  • | Language: English
  • | Binding: Hardcover
  • | ISBN-10: 3031183967
  • | ISBN-13: 9783031183966
Author:
Pallavi Srivastava
Publisher:
Springer
Publication Date:
Nov 10, 2022
Number of pages:
134 pages
Language:
English
Binding:
Hardcover
ISBN-10:
3031183967
ISBN-13:
9783031183966