Overview
- | Author: Vaibbhav Taraate
- | Publisher: Springer
- | Publication Date: December 16, 2018
- | Number of Pages: 307 pages
- | Language: English
- | Binding: Hardcover
- | ISBN-10: 981108775X
- | ISBN-13: 9789811087752
Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog
Was:
$190.78
Now:
$180.43
(No reviews yet)
Write a Review
Write a Review
Springer
Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog
Product Details
- Author:
- Vaibbhav Taraate
- Publisher:
- Springer
- Publication Date:
- December 16, 2018
- Number of pages:
- 307 pages
- Language:
- English
- Binding:
- Hardcover
- ISBN-10:
- 981108775X
- ISBN-13:
- 9789811087752
Reviews
0 Reviews
No reviews yet.
Share your experience and help another reader choose their next book.
