Sale

ASIC Design and Synthesis: RTL Design Using Verilog

Name: ASIC Design and Synthesis: RTL Design Using Verilog
Brand: Springer
SKU: 9789813346413
Price: 199.99 USD
Availability: InStock

Springer

SKU:

9789813346413

ISBN13:

9789813346413

$211.47 $199.99

(No reviews yet)

Condition:

New

| Author: Vaibbhav Taraate
| Publisher: Springer
| Publication Date: January 07, 2021
| Number of Pages: 351 pages
| Language: English
| Binding: Hardcover
| ISBN-10: 9813346418
| ISBN-13: 9789813346413

Author:: Vaibbhav Taraate
Publisher:: Springer
Publication Date:: January 07, 2021
Number of pages:: 351 pages
Language:: English
Binding:: Hardcover
ISBN-10:: 9813346418
ISBN-13:: 9789813346413

Quick view Add to Cart

Asic Design And Synthesis : Rtl Design Using Verilog

$149.40

Springer
Sale

Quick view Add to Cart

Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog

$190.78 $180.43

Springer
Sale

Quick view Add to Cart

Rtl Modeling With Systemverilog For Simulation And Synthesis: Using Systemverilog For Asic And Fpga Design

$120.00 $114.02

CreateSpace Independent Publishing Platform
Sale

Quick view Add to Cart

High Performance Asic Design: Using Synthesizable Domino Logic In An Asic Flow

$110.09 $104.12

Cambridge University Press

ASIC Design and Synthesis: RTL Design Using Verilog

Description

Additional Information

Related Products

Asic Design And Synthesis : Rtl Design Using Verilog

Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog

Rtl Modeling With Systemverilog For Simulation And Synthesis: Using Systemverilog For Asic And Fpga Design

High Performance Asic Design: Using Synthesizable Domino Logic In An Asic Flow

ASIC Design and Synthesis: RTL Design Using Verilog

Write a Review

Springer

ASIC Design and Synthesis: RTL Design Using Verilog

Description

Additional Information

Related Products

Asic Design And Synthesis : Rtl Design Using Verilog

Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog

Rtl Modeling With Systemverilog For Simulation And Synthesis: Using Systemverilog For Asic And Fpga Design

High Performance Asic Design: Using Synthesizable Domino Logic In An Asic Flow

Newsletter Signup